| 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455 |
- // ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
- // File name : memmap.h
- // Version : V0.1
- // ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
- #ifndef __MEMMAP_H__
- #define __MEMMAP_H__
- #define IOCTRL_BASE_ADDR (0x63f00000)
- #define CCM_BASE_ADDR (0x63f04000)
- #define RESET_BASE_ADDR (0x63f08000)
- #define SM1_BASE_ADDR (0x63f1c000)
- #define CRYPTO_BASE_ADDR (0x63f20000)
- #define ENCR1_BASE_ADDR (0x63f24000)
- #define LD_BASE_ADDR (0x63f38000)
- #define TRNG_BASE_ADDR (0x63f40000)
- #define PGD_BASE_ADDR (0x63f5c000)
- #define SECDET_BASE_ADDR (0x63f60000)
- #define SHA_BASE_ADDR (0x63f64000)
- #define EFM_BASE_ADDR (0x63f80000)
- #define CPM_BASE_ADDR (0x63f88000)
- #define DES_BASE_ADDR (0x00c90000)
- #define AES_BASE_ADDR (0x00cf0000)
- #define SM4_BASE_ADDR (0x00de0000)
- #define USBC_BASE_ADDR (0x01000000)
- #define DMAC_BASE_ADDR (0x03000000)
- #define SPI1_BASE_ADDR (0x70000000)
- #define SPI2_BASE_ADDR (0x70010000)
- #define SPI3_BASE_ADDR (0x70020000)
- #define SCI_BT_BASE_ADDR (0x70030000)
- #define SCI2_BASE_ADDR (0x70040000)
- #define PIT_BASE_ADDR (0x70050000)
- #define PIT32_BASE_ADDR (0x70060000)
- #define TC_BASE_ADDR (0x70070000)
- #define EPORT_BASE_ADDR (0x70080000)
- #define EPORT1_BASE_ADDR (0x70130000)
- #define WDT_BASE_ADDR (0x70090000)
- #define ADC_BASE_ADDR (0x700a0000)
- #define I2C_BASE_ADDR (0x700b0000)
- #define USI2_BASE_ADDR (0x700d0000)
- #define USI3_BASE_ADDR (0x700e0000)
- #define EDMAC_BASE_ADDR (0x700f0000)
- #define MCC_BASE_ADDR (0x70100000)
- #define RTC_BASE_ADDR (0x70110000)
- #define PWM_BASE_ADDR (0x70120000)
- #define PCI_BASE_ADDR (0x63f10000)
- #define CRC0_BASE_ADDR (0x78000000)
- #define CRC1_BASE_ADDR (0x7c000000)
- #define CACHE_BASE_ADDR (0xfff00000)
- #define MPU_BASE_ADDR (0xffff0000)
- #define EIC_BASE_ADDR (0xe0000000)
- #define ETP_BASE_ADDR (0xe0001000)
- #endif /* __MEMMAP_H__ */
|