memmap.h 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. // ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  2. // File name : memmap.h
  3. // Version : V0.1
  4. // ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  5. #ifndef __MEMMAP_H__
  6. #define __MEMMAP_H__
  7. #define IOCTRL_BASE_ADDR (0x63f00000)
  8. #define CCM_BASE_ADDR (0x63f04000)
  9. #define RESET_BASE_ADDR (0x63f08000)
  10. #define SM1_BASE_ADDR (0x63f1c000)
  11. #define CRYPTO_BASE_ADDR (0x63f20000)
  12. #define ENCR1_BASE_ADDR (0x63f24000)
  13. #define LD_BASE_ADDR (0x63f38000)
  14. #define TRNG_BASE_ADDR (0x63f40000)
  15. #define PGD_BASE_ADDR (0x63f5c000)
  16. #define SECDET_BASE_ADDR (0x63f60000)
  17. #define SHA_BASE_ADDR (0x63f64000)
  18. #define EFM_BASE_ADDR (0x63f80000)
  19. #define CPM_BASE_ADDR (0x63f88000)
  20. #define DES_BASE_ADDR (0x00c90000)
  21. #define AES_BASE_ADDR (0x00cf0000)
  22. #define SM4_BASE_ADDR (0x00de0000)
  23. #define USBC_BASE_ADDR (0x01000000)
  24. #define DMAC_BASE_ADDR (0x03000000)
  25. #define SPI1_BASE_ADDR (0x70000000)
  26. #define SPI2_BASE_ADDR (0x70010000)
  27. #define SPI3_BASE_ADDR (0x70020000)
  28. #define SCI_BT_BASE_ADDR (0x70030000)
  29. #define SCI2_BASE_ADDR (0x70040000)
  30. #define PIT_BASE_ADDR (0x70050000)
  31. #define PIT32_BASE_ADDR (0x70060000)
  32. #define TC_BASE_ADDR (0x70070000)
  33. #define EPORT_BASE_ADDR (0x70080000)
  34. #define EPORT1_BASE_ADDR (0x70130000)
  35. #define WDT_BASE_ADDR (0x70090000)
  36. #define ADC_BASE_ADDR (0x700a0000)
  37. #define I2C_BASE_ADDR (0x700b0000)
  38. #define USI2_BASE_ADDR (0x700d0000)
  39. #define USI3_BASE_ADDR (0x700e0000)
  40. #define EDMAC_BASE_ADDR (0x700f0000)
  41. #define MCC_BASE_ADDR (0x70100000)
  42. #define RTC_BASE_ADDR (0x70110000)
  43. #define PWM_BASE_ADDR (0x70120000)
  44. #define PCI_BASE_ADDR (0x63f10000)
  45. #define CRC0_BASE_ADDR (0x78000000)
  46. #define CRC1_BASE_ADDR (0x7c000000)
  47. #define CACHE_BASE_ADDR (0xfff00000)
  48. #define MPU_BASE_ADDR (0xffff0000)
  49. #define EIC_BASE_ADDR (0xe0000000)
  50. #define ETP_BASE_ADDR (0xe0001000)
  51. #endif /* __MEMMAP_H__ */